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Abstract 
 
In this paper, two quantum networks for the addition operation are presented. One is the Modified 
Quantum Plain（MQP）adder, and the other is the Quantum Carry Look-Ahead（QCLA）adder. The MQP 
adder is obtained by modifying the Conventional Quantum Plain（CQP）adder. The QCLA adder is an 
extension of conventional digital Carry Look-Ahead adder. Compared with the CQP adder, two main 
advantages are as follows: First, the proposed MQP and QCLA adders have less number of elementary 
gates than the CQP adder. Secondly, the number of processing stages of the MQP and QCLA adder are 
less than ones of the CQP adder. As a result, the throughput time for computing the sum of two numbers 
on the quantum computer can be improved. 
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1. Introduction 
 
In 1994, Shor showed that prime factorization and discrete logarithms can be done quickly on a 
quantum computer [1][2]. One application of Shor’s quantum prime factorization algorithm is to break 
RSA cryptosystems. To implement Shor's algorithm, a lot of researchers have devoted themselves to 
design quantum arithmetic networks. In 1995, Vedral, Barenco and Ekert provided the quantum network 
for the modular exponentiation, which is one of the main arithmetic tasks of Shor’s prime factorization 
algorithm [3]. To compute modular exponentiation, quantum networks of the plain adder, the adder 
modulo, and the multiplier modulo also proposed in [3]. Recently, Draper also proposed a method for 
addition on the quantum computer using the Quantum Fourier Transform [4]. Thus, to design an efficient 
quantum network to perform addition is an important research topic for implementing Shor's algorithm. 
 
In this paper, two quantum adder networks are presented to improve the throughput time for 
computing the sum of two numbers on the quantum computer. One is the Modified Quantum Plain
（MQP）adder, and the other is the Quantum Carry Look-Ahead（QCLA）adder. The paper is organized 
as follows: In section 2, the problem statement is made. In section 3, the conventional plain adder (CQP) 
in [3] is briefly reviewed and the MQP adder will be proposed. The number of the elementary gates and 
the number of processing stages are used to evaluate the performance of CQP and MQP adders. In section 
4, the QCLA adder is designed and a comparison is made. The QCLA adder is an extension of 
conventional digital Carry Look-Ahead adder [5][6]. Finally, a conclusion is made. 
 
2. Problem Statement 
 
The addition is one of the most important arithmetic operations, so it is useful to design a quantum 
network to compute the sum of two numbers. Given two n-bit numbers︱a〉and︱b〉are as follows:  
 
121 aaaaa nn K−=                                                       （1） 
      
121 bbbbb nn K−=                                                       （2） 
where︱ai〉is the ith qubit of︱a〉and︱bi〉is the ith qubit of︱b〉. The purpose of this paper is to design 
a quantum network to compute the sum of︱a〉and︱b〉. This sum has n+1 qubits and is denoted by  
 
121 SSSSCba nnn K−=+                                                 （3） 
where the qubit︱Cn〉represents the carry bit, and the qubit︱Si〉is the sum bit. Let notation ⊕ be the 
Exclusive-OR operation, then the carry bit︱Cn〉can be computed by the following recursive relation 
[5][6]:  
 
( ) 001 =⊕⊕= − CandCbabaC iiiiii                               （4） 
and the relationship among︱ai〉,︱bi〉and︱Si〉is given by  
( ) 1−⊕⊕= iiii CbaS                                                       （5） 
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The quantum system block diagram to perform the addition is shown in Figure 1. The input contains 
three components as︱a〉,︱b〉, and one（n+1）-bit zero number︱0〉. The output of network includes 
one number︱a〉, the sum︱S〉=︱Sn Sn-1 ...S2 S1〉and（n+1）-bit carry︱C〉=︱Cn Cn-1 ...C2 C1 C0〉. 
Clearly, the sum︱S〉appeared in the same qubits represented the number︱b〉. Note that only the carry 
bit︱Cn〉is what to be considered, and the other qubits of︱C〉are the byproduct of the addition arithmetic. 
Now, the problem is how to design an efficient addition quantum network in Figure 1 such that the 
throughput time of addition operation can be improved. In next section, the CQP adder is first reviewed. 
Then, the number of elementary gates and processing stages are used to evaluate the performance of the 
CQP adder. 
 
Quantum Network
a
b
0
a
S
C
Figure  1  The quantum system block diagram of  
        addition for two numbers a and b.  
3. Quantum Plain Adder 
3.1  Conventional Quantum Plain Adder 
The Conventional Quantum Plain (CQP) adder [3] is implemented with two unitary computational 
gates. One is a carry gate in Figure 2, and the other is a sum gate in Figure 3. In this paper, the carry gate 
with a dark bar on the left side is used to represent the reverse order operation of a carry gate with a dark 
bar on the right side. From Figure 2, we see that the fourth output qubit of the carry gate is equal to 
 
( )( ) ( )( )1−⊕⊕⊕ iiiiii CbaCba                                               （6） 
If the initial input value of Ci is set to zero, the output relation in（6）is reduced to the one in（4）. Thus, 
the information of carry is placed in the fourth qubit of the output of the carry gate, and the information ai
⊕bi  is located in the third qubit of the output of the carry gate , while the first two qubits of the carry 
gate keep unchanged. In Figure 3, the sum gate implements the relation in（5）. The information of sum 
appears in the third output qubit of the sum gate. However, the first two qubits of the sum gate are the 
same as its input.   
 
The CQP adder composed of the previous unitary gates for two 4-bit numbers︱a〉and︱b〉is shown 
in Figure 4. The Figure 5 is obtained from Figure 4 by replacing the sum and carry gates with their details. 
The CQP adder used 3n+1 qubits to add two n-bit numbers. The reason is that the CQP Adder needs 
additional n temporary qubits to process carry information. Besides, the initial states of each temporary 
carry qubit in the input are set to zero, i.e.︱Ci〉＝0, for i＝0,1,2,3,4. When the computation of the 
addition is completed, the carry qubits are reset to zero except︱Cn〉. The most significant qubit of 
carry︱Cn〉is the last qubit of the quantum network in Figure 4. Furthermore, the input qubit︱bi〉is 
replaced with sum bit︱Si〉, for i＝1,2,3,4. In next subsection, the performance of this CQP adder will be 
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evaluated. 
 
Figure 2  Carry gate.
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Figure 3  Sum gate.
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Figure 4  The Conventional Quantum Plain adder for two 4-bit numbers. 
CARRY
CARRY
CARRY
CARRY
SUM
CARRY
SUM
CARRY
SUM
CARRY
SUM
 
5 
00 =C
1a
1b
01 =C
2a
2b
02 =C
3a
3b
03 =C
4a
4b
04 =C
00 =C
1a
( )1ba +
01 =C
2a
( )2ba +
02 =C
3a
( )3ba +
03 =C
4a
( )4ba +
4C
Figure 5  The Conventional Quantum Plain adder for two 4-bit numbers.  
 
 
3.2  Performance Evaluation of the Conventional Quantum Plain Adder 
 
In order to evaluate the performance of CQP adder, we consider the following two factors. One is the 
number of processing stages from input to output, and the other is the number of Controlled-Not (CNOT) 
gate and Controlled-Controlled-Not (CCNOT) gate. When the number of processing stages is small, it 
means that the throughput time is small. Besides, the smaller number of elementary gates is, the smaller 
complexity of adder has. For counting the minimum number of processing stages of CQP adder in Figure 
5, the first two elementary gates CCNOT gate and CNOT gate of each Carry gates in Figure 5 are moved 
toward the input because independent gates can be grouped together to process such that the throughput 
time can be reduced. Therefore, the quantum network in Figure 5 can be rearranged into Figure 6. Both 
networks perform the same function. The only difference between them is the order of processing. From 
the help of auxiliary vertical dashed lines in Figure 6, it is clear that the number of processing stages of 
the CQP Adder for two 4-bit numbers is 24. 
 
The elementary gates of CQP adder are the CNOT gate or the CCNOT gate used either within a 
carry gate and a sum gate or outside. Each elementary gate is counted with one gate. Figure 7 is exactly 
same as Figure 5 except auxiliary vertical dashed lines are inserted to help us to count the number of 
gates. From Figure 7, it is clear that the number of gates of the CQP adder for two 4-bit numbers is 30. 
Moreover, the CQP adder is designed to compute exponentiation modulo [3], so the temporary bits of 
carry need to be reset to zero. If we only want to perform addition operation, the action to reset carry bits 
can be removed such that the CQP adder can be simplified. In the following subsection, a CQP adder 
without resetting the temporary bits of carry will be presented. 
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Figure 6  The number of processing stages of a CQP adder for two 4-bit numbers. 
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Figure 7  The number of elementary gates of a CQP adder for two 4-bit numbers. 
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3.3 Modified quantum plain adder without resetting temporary bits of carry to zero 
 
The CQP adder in Figure 5 can be modified into the quantum adder network in Figure 8. The inverse 
Carry gates and the first CNOT gate of each Sum gate in Figure 4 and 5 are removed. The Modified 
Quantum Plain（MQP）adder does not need to reset temporary bits of carry to zero, so the number of 
elementary gates can be reduced. Now, the performance of the MQP adder is evaluated. For counting the 
minimum number of processing stages, the first two elementary gates CCNOT gate and CNOT gate of 
each Carry gates in Figure 8 are moved toward the input, and the four CNOT gates outside of the carry 
gates are gathered. Therefore, the quantum network in Figure 8 is rearranged into Figure 9. Clearly, the 
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number of processing stages of the MQP Adder for two 4-bit numbers is 7. In addition, from the Figure 
10, we see that the number of elementary gates of the MQP Adder for two four-bit numbers is 16.  
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Figure 8   The Modified Quantum Plain adder for two 4-bit numbers.  
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Figure 9   The number of processing stages of a MQP Adder for two 4-bit numbers. 
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Figure 10   The number of elementary gates of a MQP Adder for two 4-bit numbers. 
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4. Quantum Carry Look-Ahead Adder 
4.1  Quantum Carry Look-Ahead Adder 
 
According to（4）and（5）, the recursive relations of carry bit and sum bit are rewritten as follows: 
 
( ) ( ) 111 −−− ⊕=⊕⊕=⊕+= iiiiiiiiiiiiii CpgCbabaCbabaC                            （7） 
( ) 11 −− ⊕=⊕⊕= iiiiii CpCbaS                                                （8） 
where gi＝aibi is used to generate the carry bit︱Ci〉, and pi＝ai⊕bi is used to propagate the previous 
carry bit︱Ci-1〉to the present carry bit︱Ci〉or sum bit︱Si〉. The Quantum Carry Look-Ahead (QCLA) 
adder is created by expanding（7）and（8）into the following form: 
 
nnnnnnnnnnnnn
nnnn
CCpppppppgppgpgg
CpgC
CCpppppgpggCpgC
CCpppggCpgC
CCpgC
=⊕⊕⊕⊕⊕=
⊕→
=⊕⊕⊕=⊕→
=⊕⊕=⊕→
=⊕→
−−−−−−−
−
0121123121
1
301233213232333
20122121222
10111
LK
M
          （9） 
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nnn
nnnnnnnnnnn
nnn
SCpppp
pppgppgpggp
Cpb
SCpppppgpggpCpb
SCpppggpCpb
SCpgpCpb
SCpb
=⊕
⊕⊕⊕⊕⊕=
⊕→
=⊕⊕⊕⊕=⊕→
=⊕⊕⊕=⊕→
=⊕⊕=⊕→
=⊕→
−−
−−−−−−−−−−
−
01221
1234122121
1
401233213234344
30122123233
20112122
1011
L
K
M
                 （10） 
In （9）and （10）, the symbol → represents the transform relationship of state from its left side
（input）to its right side（output）on a specific qubit. In （9）, the carry bit︱Ci〉is located at the same 
qubit represented its initial state︱0〉in input. However, in （10）, the qubit︱bi〉is replaced with the 
sum︱Si〉. In the following, the QCLA adder will be constructed based on（9）and（10）. 
 
First, let us define the AND gate in Figure 11, and the XOR gate in Figure 12. Moreover, based on 
(9), a Ci module is constructed in Figure 13, and from (10), a Si module is built in Figure 14. The AND 
gate is composed of a CCNOT gate, and it is represented the AND operation of the ith-bit of two numbers 
a and b, i.e.︱gi〉 ＝︱aibi〉. In Figure 11, the third qubit of input is set to zero, so that the corresponding 
output is the AND operation of the first two qubits of input. The XOR gate consists of a CNOT gate, and 
it stands for the Exclusive-OR operation of the ith-bit of two numbers a and b, i.e.︱pi〉＝︱ai⊕bi〉. In 
Figure 12, the second qubit of output is the Exclusive-OR operation of two input numbers. The Ci module 
in Figure 13 and the Si module in Figure 14 are composed of the CNOT gate, the CCNOT gate, and some 
multiple-Controlled NOT gate [7]. What we considered is the MSB of Carry Cn, and it is given by Ci 
module with i=n. The Si module is the general form to get sum bit for i=1,2,…,n. Using basic gates and 
modules from Figure 11 to Figure 14, the QCLA adder for two n-bit numbers is depicted in Figure 15. 
Figure 15(b) is obtained from Figure 15(a) by replacing AND gate, XOR gate, Ci module and Si module 
by their details. The QCLA adder is designed only for the purpose of addition, so that it is not required to 
reset the temporary bits of carry to zero. The QCLA adder is a parallel architecture by sharing the outputs 
of the AND gate and the XOR gate in Figure 15(a). In the following subsection, the performance of the 
QCLA adder is evaluated. 
 
Figure 11   AND gate.
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Figure 12  XOR gate.
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Figure 13   Ci module of the QCLA adder. 
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Figure 14   Si module of the QCLA adder. 
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Figure 15(a)  The QCLA adder for two n-bit numbers without resetting temporary bits of carry.
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Figure  15(b)  The QCLA adder for two n-bit numbers without resetting temporary bits of carry.  
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Figure 16(a)   The QCLA adder for two 4-bit numbers without resetting temporary bits of carry.
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Figure 16(b)   The QCLA adder for two 4-bit numbers without resetting temporary bits of carry.  
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4.2  Performance Evaluation of the Quantum Carry Look-Ahead Adder 
 
For convenience of performance evaluation, Figure 15 with n=4 is shown in Figure 16. The 
elementary gates of CQP adder are the CNOT gate and the CCNOT gate, however, the elementary gates 
of QCLA adder includes the n-times Controlled-NOT gate, i.e. the CiNOT gate for i=1,2,…,n. The 
number of processing stages of the QCLA adder for two four-bit numbers is 6, as shown in figure 17. 
From left side to right side in Figure 17, the first gate we encountered is the AND gate. Here, we have 
four AND gates. These four AND gate are counted as one processing stage, because these gates can be 
processed at the same time. For the same reason, the four XOR gates are counted as one processing stage. 
Then, we consider the processing stages within the Ci  module for i＝4 because we only care the longest 
throughput time for the addition operation. Therefore, the C4 module is what we consider. In Figure 17, 
the C4 module consists of a CCNOT gate, a C3NOT gate, a C4NOT gate, and a C5NOT gate. Each gate in 
the C4 module is counted as one processing stage. So, the total processing stages is 6. 
 
From Figure 18, we see that the number of elementary gates of the QCLA adder for two four-bit 
numbers is 22. The elementary gates in OCLA adder includes the CiNOT gate for i=1,2,…,n used either 
within AND gate, XOR gate, Ci module, and Si module or outside. Finally, for n-bit addition, it can be 
shown that the number of processing stages for a QCLA adder is n＋2, and the number of elementary 
gates for it is 4n＋Σi=1~n-1（n－i）. Moreover, the number of processing stages for a CQP adder is 6n, and 
the number of elementary gates for a CQP adder of is 8n－2. Besides, the number of processing stages for 
a MQP adder is n＋3, and the number of elementary gates for it is 4n. The comparison among QCLA 
adder, CQP adder, and MQP adder is summarized in Table 1.  
 
From Table 1, it is clear that the number of processing stages for a QCLA adder is less than the CQP 
adder and MQP adder, i.e. the throughput time of a QCLA adder is improved compared with CQP adder 
and MQP adder. However, the number of elementary gates of a QCLA adder is less than the CQP adder 
but more than the MQP adder. 
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Figure 17  The number of processing stages of a QCLA adder for two 4-bit numbers without resetting temporary bits of carry.
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Figure 18  The number of elementary gates of a QCLA adder for two 4-bit numbers without resetting temporary bits of carry.
elementary
gates:
 
 
 
5. Conclusion 
 
In this paper, two quantum networks for the addition operation have been presented. One is the MQP 
adder, and the other is the QCLA adder. Compared with the CQP adder, two main advantages are as 
follows: First, the proposed MQP and QCLA adders have less number of elementary gates than the CQP 
adder. Secondly, the number of processing stages of the MQP and QCLA adder are less than ones of the 
CQP adder. As a result, the throughput time for computing the sum of two numbers on the quantum 
computer can be improved.  
 
With the throughput time of the addition on a quantum computer is improved, the arithmetic 
quantum networks can be realized faster. One of the applications is that we can design a faster quantum 
network system to factoring a composite number, i.e. breaking the RSA cryptosystems with Shor’s 
Quantum Factoring Algorithm on a quantum computer [8][9][10] can be speeded up. 
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QCLA Adder CQP Adder MQP Adder 
Number of 
n 
Number of 
Processing 
Stages  
Number of 
Elementary 
Gates 
Number of 
Processing 
Stages 
Number of 
Elementary 
Gates 
Number of 
Processing 
Stages 
Number of 
Elementary 
Gates 
1 3 4 6 6 4 4 
2 4 9 12 14 5 8 
3 5 15 18 22 6 12 
4 6 22 24 30 7 16 
M  M  M  M  M  M  M  
n n+2 4n＋Σi=1~n-1（n－i） 6n 8n－2 n＋3 4n 
Table 1  The Comparison among the QCLA Adder, the CQP Adder, and the MQP Adder. 
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